Q.P. C	Code: 1	6EC40	2											R16
Reg.	No:						1.122	1				7		
	SIDI	HART	'H INS	STIT	UTE C	)F EN	GINE	ERIN	G &	TEC	HNO	– LOGY::	PUTTU	IR
			104	1.22.6	0.03663			OMOU						
	В.	Гесh II	Year	I Se	meste	r Sup	plem	entar	y Ex	amin	ation	s Augu	st-2021	
				SWI	ГСНІМ	IG TH	IEOR	Y & L	OG.	IC DE	SIGN	I		
				(Elec	etronics	s and (	Comm	unicati	on I	Engine	ering)			
Time:	3 hour	S											Max. N	Marks: 60
				(	Answe	r all F	ive Ur	nits 5 x	12 =	= 60 M	larks)			
							UN	IT-I						
1	a Pe	rform th	ne folle	owing	7									6M
<u> </u>		<ul><li>a Perform the following</li><li>i) Subtraction by using 10's complement for the given 3456 - 245.</li></ul>												
	,	Subtrac			•	-			_					
	b							ean law						6M
		/										n no. of l	literals.	
					)(AB'-									
						,		OR						
2	<b>a</b> i)	Perform	the fo	ollowi	ng usii	ng BC	D arith	nmetic	(79)	$1_{10} + (1$	77)10			6M
	ii)	Convert	the fo	ollowi	ng to	gray c	ode (B	SC54)10	5					
	b W	rite exp	ressing	g in ca	anonica	al forn	1							6M
	F=	= (A+B)	) (B+C	C)										
							UN	IT-II						
3	a M	nimize	the fo	llowi	ng Boo	lean f	unction	n using	g K-1	Map				6M
		A,B,C,			-					1				
								n for m	inin	nal PO	S forn	n using H	K-map	6M
	F(	X,Y,Z)	= X'Y	$Z + \Sigma$	KY'Z'	+ XYZ	Z + XY	ΥZ				_		
								OR						
4	a M	nimize	the g	given	Boolea	an fur	nction	F(A,B	,C,I	$D) = \Sigma$	2 m(0	,1,2,3,6,	7,13,15)	<b>7M</b>
	us	ng tabu	lation	meth	od and	imple	ement	using b	oasic	gates				
	<b>b</b> Im	plemen	t the	foll	owing	Boo	lean	equation	on	using	only	NANI	) gates	<b>5M</b>
	Y=	AB+C	DE+F.											
							UN	IT-III						
5	a De	sign &	imple	ment	a 4-bit	Binar	у-То-(	Gray co	ode o	conver	ter.			6M
	b De	sign &	imple	ment	Full A	dder u	sing D	ecoder	r.					6M
							(	OR						
6	a W	nat is er	ncoder	? Des	ign oct	tal to b	oinary	encode	er					5M
	<b>b</b> Ex	plain C	arry L	ook A	head A	Adder	circuit	t with 1	he h	elp of	logic	diagram		7M
							UN	IT-IV						
7	a De	sign D	Flip F	lop by	y using	SR F	lip Flo	p and	drav	v the ti	ming	diagram		6M
	b W	th a nea	at sket	ch ex	plain N	10D 6	5 Johns	son cou	inte	r using	D FF			6M
							(	OR						
8	a Dr	aw the	circuit	of Jk	flip fl	op usi	ng NA	AND g	ates	and ex	plain	its opera	ation	6 <b>M</b>
	b De		oinary									JK flip		6M
							Daga	1 of 2						

## **R16**

## UNIT-V

9	a	a Implement the following Boolean function using PLA					
		$F_1(w,x,y,z) = \Sigma m(0,1,3,5,9,13) \qquad F_2(w,x,y,z) = \Sigma m(0,2,4,5,7,9,11,15)$					
	b	Discuss Mealy & Moore Machine models of sequential machines	6M				
		OR					
10	a	Give the logic implementation of a 32x4 bit ROM using a decoder of a suitable	6M				
		figure.					
	b	Differentiate among ROM, PROM ,DROM ,EPROM, EEPROM, RAM.	6M				

## \*\*\* END \*\*\*

Page 2 of 2